Experience using QuickLogic IP to optimize AI/ML performance on FPGA?

[jeffreywarner283]

There isn’t a huge volume of detailed public “war stories” specifically about QuickLogic IP + AI/ML on FPGA, but the available discussions and broader FPGA practices give a pretty clear picture of what the experience is like in practice.