Hi everyone, I'm currently working on a project utilizing a QuickLogic FPGA and I'm trying to minimize power consumption as much as possible. I've been reviewing the documentation, but I'm hoping to get some practical advice from the community. Specifically, I'm interested in strategies for reducin...