Thanks for the detailed breakdown of your requirements. The MIPI to LVDS bridge chip space is actually pretty narrow when you need an ASSP solution — you're right to avoid the FPGA route if timescales are tight because validating a Lattice CrossLink design from scratch can easily eat 6-8 weeks minim...