I'm working on a project that requires extremely low power consumption with a QuickLogic FPGA. I'm using an EOS S3 and aiming for battery-powered operation. I've already implemented clock gating and voltage scaling where possible. I'm looking for advice and best practices on further reducing power ...