I tried setting up eFPGA to push data to the Packet FIFO and pop it from the M4, but the datasheet and TRM lack details on driving it. Also, I couldn't find an eFPGA - Packet FIFO example. Is there additional documentation or examples available?