I'm working on a project using a QuickLogic FPGA and trying to minimize power consumption. I've already implemented clock gating and voltage scaling where possible. I'm particularly interested in techniques for optimizing the placement and routing to reduce dynamic power. Does anyone have experience...