I saw in datasheet that FPGA clock domain can be configured up to 72Mhz. But If I synthesize the helloworldhw example I get a max frequency of 27.8Mhz. In route.log : Final critical path delay (least slack): 35.8776 ns, Fmax: 27.8725 MHz Is it possible to increase this performances ? wordle Thanks ...